


GP0	86	GP0
GP1	85	GP1
GP2	84	GP2
GP3	83	GP3
GP4	82	GP4
GP5	81	GP5
GP6	76	GP6
GP7	75	GP7
GP8	74	GP8
GP9	73	GP9
GP10	72	GP10
GP11	71	GP11
GP12	70	GP12
GP13	69	GP13
GP14	66	TX_AUX
GP15	65	RX_AUX
GP16	64	GP16
GP17	63	GP17
GP18	62	GP18
GP19	61	GP19
GP20	60	GP20
GP21	59	MBGNT
GP22	56	MBREQ
GP23	55	FORCE_ON
GP24	54	SPARE_GP
GP25	53	1Hz
GP26	52	RCLK
GP27	51	32KHz
LDD0	91	LDD0
LDD1	92	LDD1
LDD2	93	LDD2
LDD3	94	LDD3
LDD4	95	LDD4
LDD5	96	LDD5
LDD6	97	LDD6
LDD7	98	LDD7
L_BIAS	87	L_BIAS
L_PCLK	88	L_PCLK
L_LCLK	101	L_LCLK
L_FCLK	102	L_FCLK
UDC-	173	UDC-
UDC+	174	UDC+
RXD1	175	RXD1
TXD1	176	TXD1
RXD2	177	RXD2
TXD2	178	TXD2
RXD3	179	RXD3
TXD3	180	TXD3
RXDC	1	RXDC
TXDC	2	TXDC
SFRM_C	207	SFRM_C
SCLK_C	208	SCLK_C




NOTE: Although the schematic representation may suggest otherwise, this MUX is wired correctly. In reality the '157 will select A on low and B on high; rotation of the component makes it seem the other way around.

Flash VCC: 1, 21, 28, 33, 54
 Flash GND: 4, 15, 20, 37
 Flash NC: 5, 14, 34




DRAM VCC: 1, 6, 12, 25
 DRAM GND: 26, 39, 45, 50
 DRAM NC: 11, 15, 16, 17, 18, 33, 34, 35, 40


LART Memory
 REV 4 20000429 (C)JDB

NOTE: on the REV 1 proto boards,
pin 41 (FORCE_ON/GP23) is hardwired
to GND.



LART High speed connector
 REV 4 20000429 (C)JDB





LART Power supply
REV 4 20000429 (C)JDB

