



- Part Options...
- U5 - Xilinx XCR3032XL-7VQ44C is preferred. -5 is ok in place of -7. 44I (that's an I, not a 1 or an L) is ok in place of 44C
 - U2, U3 - SDRAM - Samsung K4S561632B-TC75 - TCL have stock of these, but we ought to find something lower power for future builds
 - U4 - Flash - TCL have 3 of these MBM29LV651UE -90, which we ought to use for prototypes, and a heap of these MBM29LV400TC-90 for production
 - U8 - Nand Flash - This can be any NAND flash in the 48-pin TSOP package. The bigger the better for prototypes - ask the supplier what's available - they go up to 256Mbyte at the moment.
 - U7 - Nand Flash - should be no fit. This can be any NAND flash in the 44(40) TSOP package. It's only really an emergency fallback if we can't buy U8, as they only go up to titchy sizes.
 - J8 - Smartmedia Socket - Toby got this for me - I don't know the supplier. We'll also need a few Smartmedia cards to go in it, but they can wait.
 - U1 - Intel SA1110 - TCL have a tray of SA1110 206MHz 1.75V uBGA package, order code GDS1110B0C

Changes to make for next rev...

1) Smaller footprints for buffers?

A


Pin	Alternate Function	Direction	Unit	Signal Description
GP27	32KHz_OUT	Output	Clocks	Raw 32.768KHz oscillator output
GP26	ROSC_OUT	Output	Clocks	Internal clock/2
GP25	RTIClock	Output	RTC	Trimmed 1-Hz clock
GP24	Reserved	—	—	—
GP23	TREQ0	Input	Test controller	TIC request 0
GP22	TREQAMBREQ	Input	Test controller	Either TIC request A or MBREQ
GP21	TIC_ACKMBGNT	Output	Test controller	Either TIC acknowledge or MBGNT
GP20	MCP_CLK	Input	Serial port 4	MCP clock in
GP19	UART_SCLK3	Input	Serial port 3/UART	Sample clock input
GP18	SSP_CLK	Input	Serial port 2/SSP	Sample clock input
GP17	UART_SCLK1	Input	Serial port 1/UART	Sample clock input
GP16	SOLC_AAF	Output	Serial port 1/SDLC	Abort after theta control
GP15	SOLC_SCLK	IO	Serial port 1/SDLC	Overport clock out
GP14	UART_RXD	Input	Serial port 1/UART	UART receive
GP13	UART_TXD	Output	Serial port 1/UART	UART transmit
GP12	SSP_SFRM	Output	Serial Port 4/SSP	SSP frame clock
GP11	SSP_SCLK	Output	Serial port 4/SSP	SSP serial clock
GP10	SSP_RXD	Input	Serial port 4/SSP	SSP receive
GP9	SSP_TXD	Output	Serial port 4/SSP	SSP transmit
GP8	LDC0_1H	Output	LCD controller	High-order data pins for 480x320 color LCD support
GP7	Reserved	—	—	—
GP6	Reserved	—	—	—



EXPERIMENTAL

Title: Balloon 2 CPU - Processor TOBY
Copyright: Steve W. Church 2001/2002
Size: A2
Date: 1-Feb-2002
File: C:\Server\Projects\Live Projects\Balloon 2 CPU v2.00 release\Balloon2.dld

Revision: 0.00
Sheet of: 1



EXPERIMENTAL

Title: Balloon 2 CPU - Memory TOBY!CHURCHILL
Copyright: Copyright Steve W. 2001/2002
Size: A2
Date: 1-Feb-2002
File: C:\Server\Projects\Live_P\Projects\Balloon2\Balloon2.dld
Revision: 0.00
Sheet of: 8

