

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5 --
6 -- Mod history
7 -- 2002-01-08 moved flash to nCS4 rather than nCS1, to get variable latency (and an n0E per read in sequential reads)
8
9 entity balloon2 is
10     Port ( noe : in std_logic;          --35
11           nwe : in std_logic;          --34
12           a23 : in std_logic;          --33
13           a22 : in std_logic;          --31
14           nreset : in std_logic;       --30
15           nandbuf_nen : out std_logic;  --28
16           ncs1 : in std_logic;         --27
17           nandlatch_le : out std_logic; --25
18           latch_nre : out std_logic;   --23
19           nand_nwe : out std_logic;    --22
20           nand_nre : out std_logic;    --21
21           sparelatch_le : out std_logic; --20
22           ext_abuf_nen : out std_logic; --19
23           ext_dbuf_nen : out std_logic; --18
24           pld_pin8 : inout std_logic;   --8  --Now
25           pld_pin10 : inout std_logic;  --10
26           pld_pin11 : inout std_logic;  --11
27           pld_pin12 : inout std_logic;  --12
28           pld_pin13 : inout std_logic;  --13
29           pld_pin14 : inout std_logic;  --14
30           pld_pin15 : inout std_logic;  --15
31           ncs2 : in std_logic;          --6
32           ncs3 : in std_logic;         --5
33           ncs4 : in std_logic;         --3
34           ncs5 : in std_logic;         --2
35           rd_nwr : in std_logic;       --44
36           pcmcia_nce1 : in std_logic;  --43
37           pcmcia_nce2 : in std_logic;  --42
38           nwe_clk : in std_logic;      --37
39           sdclk0 : in std_logic;       --38
40           sdclk1 : in std_logic;       --39
41           sdclk2 : in std_logic;       --40
42           nand_d0 : in std_logic;      --26
43           nand_d1 : in std_logic;      --1
44           nand_d2 : in std_logic;      --32
45           nand_d3 : in std_logic);     --7
46 end balloon2;
47
48 architecture behavioral of balloon2 is
49
50     signal divider, last_divider, clk_enables : std_logic_vector(4 downto 0);
51
52 begin
53     balloon2_process : process (sdclk1, nreset)
54     begin
55         if (nreset = '0') then --do asynchronous reset stuff
56             divider <= (others => '0');
57             last_divider <= (others => '0');
58             clk_enables <= (others => '0');
59             pld_pin8 <= '1'; -- NANDBUF_NEN on Mini-motherboard
60             pld_pin10 <= '1'; -- Inbuf_nen on Mini-motherboard
61             pld_pin11 <= '1'; -- RDY pin
62         elsif (sdclk1'event and (sdclk1 = '1')) then --rising edge of sdclk2
63             divider <= divider + 1;
64             last_divider <= divider;
65             clk_enables <= divider and not last_divider;
66
67             pld_pin8 <= '1'; -- NANDBUF_NEN on Mini-motherboard   clk_enables(0);
68             pld_pin10 <= '1'; -- Inbuf_nen on Mini-motherboard   clk_enables(1);
69             pld_pin11 <= '1'; -- RDY pin --clk_enables(2);
70             pld_pin12 <= clk_enables(3);
71             pld_pin13 <= clk_enables(4);
72             pld_pin14 <= '0';
73             pld_pin15 <= '0';
74
75         elsif (sdclk1'event and (sdclk1 = '1')) then --rising edge of sdclk1
76
77         end if;
78     end process balloon2_process;
79
80     --ext_dbuf_nen <= '0' when ((ncs2 = '0') or (ncs3 = '0') or (ncs4 = '0') or (ncs5 = '0')) else '1';
81     --ext_abuf_nen <= '0' when ((ncs2 = '0') or (ncs3 = '0') or (ncs4 = '0') or (ncs5 = '0')) else '1';
82
83     --nand_nre <= '0' when ((noe = '0') and (a23 = '0') and (a22 = '0') and (ncs1 = '0')) else '1';
84     --nand_nwe <= '0' when ((nwe = '0') and (a23 = '0') and (a22 = '0') and (ncs1 = '0')) else '1';
85
86     --nandlatch_le <= '1' when ((noe = '0') and (a23 = '1') and (a22 = '0') and (ncs1 = '0')) else '0';
87     --sparelatch_le <= '1' when ((nwe = '0') and (a23 = '1') and (a22 = '1') and (ncs1 = '0')) else '0';
88
89     --latch_nre <= '0' when ((noe = '0') and (a23 = '0') and (a22 = '1') and (ncs1 = '0')) else '0';
90
91     --nandbuf_nen <= '0' when (ncs1 = '0') else '1';
92
93
94     ext_dbuf_nen <= '0' when (((ncs2 = '0') or (ncs3 = '0') or (ncs4 = '0') or (ncs1 = '0')) and (rd_nwr = '0')) else '1'; --note that we can't mirror r
95
96     ext_abuf_nen <= '0' when ((ncs2 = '0') or (ncs3 = '0') or (ncs4 = '0') or (ncs1 = '0')) else '1'; --direction controlled from a
97
98     nand_nre <= '0' when ((noe = '0') and (a23 = '0') and (a22 = '0') and (ncs4 = '0')) else '1';
99     nand_nwe <= '0' when ((nwe = '0') and (a23 = '0') and (a22 = '0') and (ncs4 = '0')) else '1';
100
101     nandlatch_le <= '1' when ((nwe = '0') and (a23 = '1') and (a22 = '0') and (ncs4 = '0')) else '0';
102     sparelatch_le <= '1' when ((nwe = '0') and (a23 = '1') and (a22 = '1') and (ncs4 = '0')) else '0';
103
104     latch_nre <= '0' when ((noe = '0') and (a23 = '0') and (a22 = '1') and (ncs4 = '0')) else '1';
105
106     nandbuf_nen <= '0' when (ncs4 = '0') else '1';
107
108 end behavioral;

```